

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/965,283	09/25/2001	Randy P. Stanley	42390P12376	3844
75	90 10/13/2005		EXAM	INER
Thomas S. Ferrill			HOFFMAN, BRANDON S	
BLAKELY, SO	KOLOFF, TAYLOR & Z.	AFMAN LLP		
Seventh Floor			ART UNIT	PAPER NUMBER
12400 Wilshire Boulevard			2136	<u>-</u>
Los Angeles, CA 90025-1026			DATE MAILED: 10/13/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	
		09/965,283	STANLEY, RANDY P.	
Office Action Summary		Examiner	Art Unit	
		Brandon S. Hoffman	2136	
eriod f	The MAILING DATE of this communion or Reply	cation appears on the cover sheet wi	ith the correspondence address	
WHIC - Exte after - If NC - Failt Any	HORTENED STATUTORY PERIOD FO CHEVER IS LONGER, FROM THE MA ensions of time may be available under the provisions of r SIX (6) MONTHS from the mailing date of this common Diperiod for reply is specified above, the maximum stature to reply within the set or extended period for reply we reply received by the Office later than three months after and patent term adjustment. See 37 CFR 1.704(b).	AILING DATE OF THIS COMMUNION of 37 CFR 1.136(a). In no event, however, may a runication. Intuity period will apply and will expire SIX (6) MON will, by statute, cause the application to become AB	CATION. eply be timely filed ITHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).	
tatus				
1)⊠	Responsive to communication(s) file	d on <i>11 August 2005</i> .		
′	This action is FINAL . 2b) ☐ This action is non-final.			
3)		for allowance except for formal matt		
isposit	tion of Claims			
4)⊠	Claim(s) 1-3 and 5-34 is/are pending	in the application.		
	4a) Of the above claim(s) is/ar	e withdrawn from consideration.		
5)	Claim(s) is/are allowed.			
6)⊠	Claim(s) <u>1-3 and 5-34</u> is/are rejected			
7)	Claim(s) is/are objected to.			
8)□	Claim(s) are subject to restrict	tion and/or election requirement.		
Applicat	tion Papers			
9)[The specification is objected to by the	Examiner.		
10)	The drawing(s) filed on is/are:	a) ☐ accepted or b) ☐ objected to	by the Examiner.	
	Applicant may not request that any object			
	Replacement drawing sheet(s) including			
11)	The oath or declaration is objected to	by the Examiner. Note the attached	d Office Action or form PTO-152.	
riority	under 35 U.S.C. § 119			
	Acknowledgment is made of a claim f □ All b) □ Some * c) □ None of:	for foreign priority under 35 U.S.C. §	3 119(a)-(d) or (f).	
a)		documents have been received.		
		documents have been received in A	opplication No.	
		of the priority documents have been		
	•	nal Bureau (PCT Rule 17.2(a)).		
* (See the attached detailed Office action		received.	
Attachmer		_		
	ce of References Cited (PTO-892)		Summary (PTO-413) s)/Mail Date	
	ce of Draftsperson's Patent Drawing Review (P rmation Disclosure Statement(s) (PTO-1449 or l		nformal Patent Application (PTO-152)	
i) Infor	rmation Disclosure Statement(s) (PTC)-1449 or 1	5 1 (V2B/08)	mornari atent Application (i 10-152)	

Application/Control Number: 09/965,283 Page 2

Art Unit: 2136

DETAILED ACTION

1. Claims 1-3 and 5-34 are pending in this office action, claim 34 is newly added.

2. Applicant's arguments, filed August 11, 2005, have been fully considered, but they are not persuasive.

Rejections

3. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

Claim Rejections - 35 USC § 103

4. <u>Claims 1-3, 5-8, 10-27, 29-31, 33, and 34</u> are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Fung</u> (U.S. Patent No. 5,396,635) in view of <u>Thomas et al.</u> (U.S. Patent No. 6,216,235).

Regarding <u>claims 1, 7, 20, 24, 27, and 30, Fung</u> teaches an method/apparatus/ machine-readable medium, comprising:

- A computer readable medium (fig. 1, ref. num 15 and fig. 2);
- Detecting a user initiated event in a computing system (column 3, lines 12-21);
- A first integrated circuit having multiple states of performance including a first state of performance, a second state of performance higher than the first state of

performance, and a third state of performance higher than the second state of performance, the first integrated circuit coupled to the computer readable medium (col. 2, lines 1-6 and fig. 8, 'sleep', 'doze', and 'on'); and

A program stored in the computer readable medium to manage power
consumption within the first integrated circuit, instructions associated with the
program to directly transition the first integrated circuit from the first state of
performance to the third state of performance based upon detecting a user
initiated event (col. 3, lines 32-38).

Fung does not teach operating the integrated circuit at the third state of performance for a period of time predetermined by thermal failure characteristics pertaining to the integrated circuit.

Thomas et al. teaches operating the integrated circuit at the third state of performance for a period of time predetermined by thermal failure characteristics pertaining to the integrated circuit (fig. 2, 3, and 6, col. 2, lines 11-30, and col. 4, lines 23-67).

It would have been obvious to one of ordinary skill in the art, at the time the invention was made, to combine operating the IC at a third state for a predetermined period of time based on thermal failure characteristics, as taught by <u>Thomas et al.</u>, with the method/apparatus/medium of <u>Fung</u>. It would have been obvious for such

modifications because a processing at high speeds produces a lot of heat and needs time to dissipate the heat. Speed is increased, but at a cost to the processor. Therefore, steps are needed to prevent processor damage (see col. 2, lines 11-30 of Thomas et al.).

Regarding claim 2, the combination of Fung as modified by Thomas et al. teaches wherein the user event is defined by a programming environment within which the computing system is operating (see col. 3, lines 12-21 of Fung).

Regarding claim 3, the combination of Fung as modified by Thomas et al. teaches wherein directly transitioning comprises transitioning without delay (see col. 3, lines 39-48 of Fung).

Regarding claim 5, the combination of Fung as modified by Thomas et al. teaches wherein the computing system comprises a laptop computer (see col. 2, lines 19-29 of Fung).

Regarding claim 6, the combination of Fung as modified by Thomas et al. teaches wherein the computing system comprises a personal digital assistant (see col. 1, lines 22-23 of Fung).

Regarding claims 8 and 31, the combination of Fung as modified by Thomas et

<u>al.</u> teaches wherein the first state of performance comprises a first voltage level and a first operating frequency (see col. 6, lines 16-19 of Fung).

Regarding <u>claims 10, 21, 25, 29, and 33</u>, the combination of <u>Fung</u> as modified by <u>Thomas et al.</u> teaches further comprising frequency regulation logic to change an operating frequency of the first integrated circuit, the frequency regulation logic to receive a signal from the program (see col. 6, lines 45-48 of Fung).

Regarding <u>claims 11, 22, and 26,</u> the combination of <u>Fung</u> as modified by <u>Thomas et al.</u> teaches further comprising voltage regulation logic to change an operating voltage of the first integrated circuit, the voltage regulation logic to receive a signal from the program (see col. 6, lines 53-62 of Fung).

Regarding <u>claims 12-14</u>, the combination of <u>Fung</u> as modified by <u>Thomas et al.</u> teaches wherein the instructions reside in a Basic Input Output System, an operating system, or an application software (see col. 5, lines 64-68 of Fung).

Regarding <u>claim 15</u>, the combination of <u>Fung</u> as modified by <u>Thomas et al.</u> teaches wherein the first integrated circuit comprises a chip set (see col. 4, lines 40-50 of Fung).

Regarding claim 16, the combination of Fung as modified by Thomas et al.

teaches wherein the first integrated circuit comprises a processing unit (see fig. 1, ref. num 4 of Fung).

Regarding claim 17, the combination of Fung as modified by Thomas et al. teaches wherein the Basic Input Output System is to receive a notification signal from an operating system that the user event has occurred (see col. 5, lines 64-68 of Fung).

Regarding claim 18, the combination of Fung as modified by Thomas et al. teaches wherein the program comprises an increasing state transition algorithm discrete from a decreasing state transition algorithm (see col. 3, lines 1-11 of Fung).

Regarding claim 19, the combination of Fung as modified by Thomas et al. teaches wherein the program to transition the first integrated circuit to a next higher state of performance based upon an occurrence of a non-user event increasing utilization of the first integrated circuit over a preset threshold (see col. 3, lines 22-31 of Fung).

Regarding claim 23, the combination of Fung as modified by Thomas et al. teaches operating the integrated circuit at the second state of performance for non-user initiated events (see fig. 8, the 'on' state only lasts for brief periods of time of Fung).

Regarding claim 34, the combination of Fung as modified by Thomas et al.

teaches wherein after the operating the integrated circuit at the third state of performance, preventing the integrated circuit from operating in the third state of performance for one or more thermal gaps, wherein each thermal gap is of a predetermined period of time based on the hear dissipation capacity of the integrated circuit (see discussion below in response to argument A).

Claims 9, 28, and 32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fung (USPN '635) in view of Thomas et al. (USPN '235), and further in view of Hawkins et al. (EP 0,708,398).

Regarding claims 9, 28, and 32, the combination of Fung as modified by Thomas et al. teaches all the limitations of claims 7, 27, and 30, respectively, above. However, the combination of Fung as modified by Thomas et al. does not disclose wherein the third state of performance comprises a second integrated circuit co-processing instructions with the first integrated circuit.

Hawkins et al. teaches wherein the third state of performance comprises a second integrated circuit co-processing instructions with the first integrated circuit (page 7, table I).

It would have been obvious to one of ordinary skill in the art, at the time the invention was made, to combine a second IC co-processing instructions for a third state,

as taught by <u>Hawkins et al.</u>, with the apparatus/readable medium of <u>Fung/Thomas et al.</u>

It would have been obvious for such modifications because a second processor processing during a third state of performance provides full speed processing power (see page 7, lines 29-33 of Hawkins et al.). These arts are analogous because they are both limiting power based on certain events.

Response to Arguments

- 5. Applicant argues:
 - a. The combination of Fung and Thomas does not teach operating the IC at a third state of performance for a period of time predetermined by thermal failure characteristics pertaining to the IC (page 9, last paragraph through page 10, first paragraph).
 - b. The dependent claims are allowable based on their dependency upon the independent claims (page 10, second paragraph).

Regarding argument (a), examiner disagrees with applicant. Although Thomas monitors ambient temperatures and activity levels (therefore requiring an active monitoring of the processor), there is a breaking point – or threshold – at which the IC will stop operating if it maintains the excessive level of activity or temperature. Every IC is rated at a certain operating temperature, which could be thought of as the IC's thermal failure limit or threshold. Processors can be over-clocked. The whole idea of over-clocking wouldn't exist if the processors did not have a thermal failure

Application/Control Number: 09/965,283

Page 9

Art Unit: 2136

limit/threshold. In other words, with the absence of a thermal failure limit, any slower processor could be increased to run at a much faster speed, without the consequences of frying the processor. Of course, this can only happen for a short duration of time depending on how fast the processor was increased. This would imply that a processor, more particularly, the processor of Thomas, has predetermined thermal failure characteristics pertaining to the IC.

Regarding argument (b), examiner disagrees with applicant. Based on the argument set forth above, the dependent claims stand as rejected.

Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brandon S. Hoffman whose telephone number is 571-272-3863. The examiner can normally be reached on M-F 8:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ayaz R. Sheikh can be reached on 571-272-3795. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

BH

Branda Hoff

Primary Brammer AVZ131 10/9/05

Page 10